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Computer simulated noise performance of the symbol synchronizer loop (SSL)
in the Block V receiver is compared with the theoretical noise performance. Good
agreement is seen at the higher loop SNR's (SNRL 's), with gradual degradation as
the SNRL is decreased. For the different cases simulated, cycle slipping is observed
(within the simulation time of 10 4 seconds) at SNRL's below different thresholds,
ranging from fi to 8.5 dB, comparable to that of a classical phase-locked loop.
An important point, however, is that to achieve the desired loop SNR above the
seemingly low threshold to avoid cycle slipping, a large data-to-loop-noise power
ratio, PD/(NoBL), is necessary (at least 13 dB larger than the desired SNRL in the
optimum case and larger otherwise). This is due to the large squaring loss (>13 dB)
inherent in the SSL. For the special case of symbol rates approximately equaling the
loop update rate, a more accurate equivalent model accounting for an extra loop
update period delay (characteristic of the SSL phase detector design) is derived.
This model results in a more accurate estimation of the noise-equivalent bandwidth
of the loop.
I. Introduction
In the Block V receiver, an estimate of the instanta-
neous symbol phase is generated by the symbol synchro-
nizer loop (SSL). An accurate estimate of the instanta-
neous symbol phase is necessary for sum-and-dump accu-
mulations over a symbol period of the data, which is done
in various parts of the receiver, such as in the biphase-shift-
keying (BPSK) and the quadriphase-shift-keying (QPSK)
Costas loops, the subcarrier loop, and the symbol signal-
to-noise ratio (SNR) estimator.
The Block V symbol synchronizer loop will be an all-
digital implementation of the data-transition tracking loop
(DTTL), which has been studied in depth [1,2,3]. All-
digital is emphasized to indicate that the entire loop, in-
cluding the phase detector, is implemented digitally, as
opposed to the analog phase detection used in most refer-
ences of the digital DTTL.
When the number of samples per symbol is large, the
behavior of the Ml-digital loop implementation is expected
to be comparable to the equivalent analog loop as long
as the loop is updated fast enough; i.e., when the loop
bandwidth-update time product, BLT,_, is much less than
one (BLTu << 1). Computer simulations were run to make
the comparison of the digital versus analog loop noise per-
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formance. Results presented in this article show the level
of agreement between the simulation and the equivalent
model assumed for analysis.
In Section II of this article, the SSL implementation is
described and its noise-equivalent bandwidth is derived.
The expected phase error variance of the loop 1 is cited in
Section III and compared with the simulated values in Sec-
tion IV. The normalized phase error is monitored to detect
cycle slipping in the simulations. Results are discussed in
Section V.
II. Analysis of the Digital SSL
In this section, the digital SSL implementation is de-
scribed and the linear equivalent models are derived for
two cases: (1) for loop update rates approximately equal-
ing the symbol rates (fu _ R,_,n) and (2) for loop update
rates much less than the symbol rates (fu << R_yrn). From
the equivalent models, the actual noise-equivalent band-
widths of the loops are calculated.
A. Description of the SSL
The digital SSL design is shown in Fig. 1. The input
to the loop is assumed to be data plus noise sampled at
fo = 1/T, Hz
r(k)=Ad(k) + n(k)
= (Ad(t) + n(t)) It=kTs
n(k)'s are white, Gaussian noise samples with variance
N0/(2Ts) where No is the one-sided spectral density of
the noise. The d(k)'s are samples of a non-return-to-zero
(NRZ) random data of data rate Rsum = 1/Ts_m Hz and
amplitude A, shown in Fig. 2(a). The loop's estimated
end-of-bit (EOB) indicator signal (which goes low when
the EOB is detected) with a timing error of r seconds is
sketched in Fig. 2(b) with respect to the true data stream
in Fig. 2(a). Basically, the SSL drives r to zero.
From Fig. 1, it can be seen that the SSL is a form of
the classical phase-locked loop (PLL) with the difference
in phase detection. The SSL phase detector (PD) esti-
mates the timing error r as _ in seconds (instead of the
phase error as in the classical PLL). The estimated tim-
ing error is then converted to the symbol phase error, q_,
I M. K. Simon, personal communication, Telecommunications Sys-
tems Section, Jet Propulsion Laboratory, Pasadena, California.
which is filtered and used to adjust the numerically con-
trolled oscillator (NCO). Instead of feeding back phase as
in a classical PLL, symbol timing is fed back to the PD.
For timing feedback, the NCO phase output is converted
to pertinent symbol timing signals which control the phase
detector timing. The conversion is achieved in the timing
logic.
1. SSL Phase Detector. The PD design is shown
in Fig. 3. The mid-phase accumulation, M(n), is the sum
of samples across a window width W about the estimated
symbol transition [3] [the accumulation interval is shown
in Fig. 2(b)]; i.e., accumulation of samples from (1 - W/2)
of the first symbol through (W/2) of the second symbol.
(W is 2 -t for any integer g = 0, 1, 2, ....) Defining dj to
be the jth symbol,
{ 2ANsdj_'/Ts_rnM(j) = AWdjN,
if a data transition is
detected (dj-1 _ dj )
if no data transition is
detected (dj_ i = dj)
where _ is the estimated timing error and the index j cor-
responds to time jTsym. Due to the discrete nature of the
accumulation, _"is always quantized to an integer multiple
of the sampling period; i.e., _ = LT_, where L is an inte-
ger. However, the presence of noise makes the quantization
effect negligible.
In-phase accumulation, I(j), is the sum of samples over
the estimated symbol period [the accumulation interval is
shown in Fig. 2(b)]. For r < T, ym/2,
sgn(I(j)) = sgn(dj) (1)
where sgn(-) = signum function. Hence,
V(j) a__M(j)[sgn(I(j)) - sgn(I(j - 1))]
2 (2)
2AN_'/T, ym if there is data transition
/
0 if there is no data transition
In the presence of noise, the S-curve of the SSL has a
slope K 9 about the origin [1] (more details are given in
Section III). In this case,
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2AN, Ka_'/T, vm if there is data transitionV(j) = 0 if there is no data
transition (3)
The value V(j) is azcumulated over T_ seconds. Since
V(j) is updated at every detected EOB (which is at ir-
regular intervals) and T, is fixed, some asynchrony exists
in the averaging process. The asynchrony is especially no-
ticeable for symbol rates approximately equaling the loop
update rate. Nevertheless, the averaged phase error esti-
mate, _-(m), is approximately
(/ (rn) ,_ 2AN, KaM P, _vm (4)
where the time index m corresponds to time mT_, and
T_
M-
Tsvm
P, = 1/2 (probability of symbol transition
in the data stream)
Iia = Slope of the S-curve about the origin
The estimated timing error is then
I1(m)T, ym
/-(m) = 2A-N-:,K--_P,
(5)
which is converted to a symbol phase error estimate as
¢(m) = e(m) (6)
Tsyrn
2. Loop filter. The phase error ¢(m) is filtered in tile
loop filter (the same as for the standard DPLL loop filter
[4,5] and is included for reference in Appendix A).
r(z) -_ o, 1 + c_2-_--__ l -{- o_3 (7)
and the loop filter output is Aw(m).
3. NCO and the timing logic. The phase accumu-
lation in the NCO is adjusted by Aw(m) as
O(k) = [GNco(Aw(k) +Oainit)Ts + O(k - 1)]modaNc 0 (8)
The value GNCO is the NCO gain, and Winit is the initial
NCO frequency. Note that the NCO accumulates at the
sample rate fs Hz, a faster rate than the loop update rate,
and the time index k corresponds to time kT,.
From 0(k), the timing logic block generates the EOB,
the (W/2)-of-bit, and the (1 - W/2)-of-bit pulses, which
are fed back to the PD (instead of phase, as in the classical
PLL). The EOB is indicated at the time 0(k) (before the
modulo GNco operation) first equals or exceeds GNCO.
Similarly, (W/2)- and (1- W/2)-of-bit are indicated when
0(k) (before the modulo GNCO operation) first equals or
exceeds (GNco × W/2) and (GNco × (1 -- W/2)), respec-
tively. Note that 0(k) is also an estimate of the instan-
taneous symbol phase. The loop is closed as the EOB,
the (W/2)- and (1 - W/2)-of-bit indicators are fed back
to the in-phase and mid-phase accumulators in the phase
detector.
B. Equivalent Linear Model of the SSL
A linear equivalent model of the loop is derived in this
section. From the equivalent model, the noise-equivalent
bandwidth of the loop, B_., is estimated for calculation
of the theoretical phase error variance. The derivation is
made for two cases: (1) fu "_ R,vm; and (2) f, << R,y,_.
1. Equivalent model for fu _ Rsym. For f,
R, vm , an equivalent model can be derived at the symbol
rate as shown in Fig. 4. The first delay models the fact that
the estimated phase error at a given symbol transition is
available at the PD output after a one-symbol period delay
beyond the transition. This delay is characteristic of the
SSL phase detector design (and, for example, not present
in the residual carrier tracking PLL phase detector). This
delay is significant when fu _-. R, vm, and it is important
that it be modeled for calculating B_.
The second delay in Fig. 4 models the transport lag in
the loop, and the third delay models the time delay prior
to when the NCO output phase is corrected by the entire
amount prescribed by the loop filter output.
The closed-loop transfer function of the model is
H(z) _- 6(z)
e(,)
z-3F0,( )
(1 - z -1) + z-3Fe,(z)
(9)
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where F0x(Z) = F(z)T, um. The loop filter transfer func-
tion F(z) is as defined in Eq. (7).
2. Equivalent model for fu << Rsym. For
f_ << Rsv,_, an approximately equivalent model at the
loop update rate fu is shown in Fig. 5. The first delay ap-
proximates the delay between the PD output and the loop
filter update corresponding to the accumulation time over
the update period. Since in this case, several phase er-
ror estimates are accumulated over an update period, the
one-symbol delay due to the phase detector is neglected.
The second delay models the transport lag in the loop,
and the third delay models the time de_ay prior to when
the NCO output phase is corrected by the entire amount
prescribed by the loop filter output. It should be noted
that for f_ << R,y,,, the total of three delays estimated
in the equivalent model is conservative and results in an
overestimated B_ in the linear region. The true number of
delays in the loop is between 2.5 and 3. The approximate
closed-loop transfer function of the loop for fu << Rsv,_ is
z-3Fe_(z)
= (1 - z -1) + z-ZFe_(z) (10)
where Fe_(z) = F(z)Tu = F(z)/fu. The loop filter trans-
fer function F(z) is as defined in Eq. (7).
C. The Noise-Equivalent Loop Bandwidth, BL, of the
Digital SSL
Using the linear equivalent model, the actual noise-
equivalent loop bandwidth of the loop is calculated from
the closed-loop transfer function as [5]
1
B*L - 2T_H2,1, In() (11)
where
In _= 1 J H(z)H(z_z) dzz
The value In can be evaluated using methods described in
[6,7].
For the parameters used in the simulations, B_; can be
quite different from the loop bandwidth parameter, BL,
chosen for the loop.
III. Theoretical Noise Performance
The variance of the normalized phase error (A) of the
SSL was derived in [1,2] based on the assumption that the
SSL is equivalent to an analog phase-locked loop (Fig. 6)
when the symbol phase error is approximately constant
over many symbols and when the loop response is much
slower than a symbol period (2BLT, vm << 1). The nor-
malized phase error is defined as
A a__r- ? (12)
T_vm
in unitless fractional cycles, and where 7-- _- is the time
offset between the true and the estimated symbol times in
seconds. For uncorrupted NRZ data input with additive
white Gaussian noise (AWGN) of one-sided power spectral
density No, and a high data to noise power ratio in the
loop, PD/(NoBL), the normalized phase error variance,
_, in cycles squared, is 2
= Var[A]
h(O)WBL
2R,v,_SN R, vmK_[1 - 2BLT, vm ]
(13)
For comparison with the simulated all-digital SSL, the es-
timated noise-equivalent bandwidth, B_ [Eq. (ll)], is used
instead of the loop bandwidth parameter, BL
h(O)WB_
(14)
where
R, vm = 1/T, vm (symbol rate)
SNR, vm = A2Tsvm/No (symbol SNR)
h(O) =z_S(O, O)/W(goT, vm/4)
W W f 1
= I+--_SNR,,m 2 1[-_
e-SNRsym
2
+_/SYR,vmErf [_/SNR,v,.]I
2 Ibid.
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W = Window width of the mid-phase accumu-
lation in the PD
S(0, 0) = Spectral density of the equivalent additive
noise nx(t) at w = 0, A = 0
I('g a 0g(X)[x=0 (g(A) is the normalized S-
= 0--T-
curve)
: Erf[x/SYR, ym ]
W _SNR, y,_/r ¢ -sNR'yrn
2
BL = loop bandwidth parameter
B_ = loop noise-equivalent bandwidth from
Eq. (11)
The phase error variance in radians squared can be ex-
pressed as
: (15)
h(O)WB*L (16)
= (2702 2R,umSNRsymK _ [1 - 2B*LT, um]
where Ce _ 21r (r-i')ITs_m. The loop SNR, SNRL, is
defined as
A 1
SNRL -- (17)
(as)
: SL
where
PD = A2 (data power)
SL =- 2 K_[1 - 2B*LTsurn] (squaring loss) (19)
(2_)2 h(O)W
Note that the squaring loss SL is less than 2/(2702 and
approaches this value when B_Tsum << 1, W = 1, and the
symbol SNR is large [when h(0) and Ifg equal 1]. Hence,
to achieve a given loop SNR of SNR_L, the data-to-loop
noise power ratio must be
PD _ SNR_LSL ,
goB[
> SNRtL( _-_27r'2 (20)
- 2
i.e., PD/(NoB_) must be at least 13 dB higher than
the desired loop SNR. For low SNRsym, e.g., -10 dB,
SL approaches (2/rr 3) (SNR, ym/W); then for W = 1,
PD/(NoB_) must be at least [13 dB- SgR,_m(dn)]
higher than the required loop SNR.
IV. Simulation Results
For noise evaluation, the variance of the normalized
phase error, _], is measured via computer simulations and
compared with the theoretical value of Eq. (14). Agree-
ment between the two is expressed through the percentage
error, Ae%, defined as
Ae% _ &] - °'-_---_--_2x 100% (21)
Also, ,_, defined as the normalized difference between
the true symbol phase and the NCO estimated symbol
phase, (r - _')/T, um, is monitored in the simulations to
detect the occurrence of cycle slipping during the simula-
tion.
All simulations were made for 104 seconds unless other-
wise stated. Since the loop bandwidths ranged from 0.2
to 20 Hz, there were at least 2000 inverse loop bandwidths
in each simulation, which is enough to identify the cycle-
slipping threshold SNRL. Simulations were made for the
two cases, fu "_ Rsu,-,_ and f_ << R, um, for decreasing
values of loop SNR's.
A. First Case: .fu _ Rsym
For f_, _ Rs_m, simulations were made for the first-
and the second-order loops with the asynchronous imple-
mentation where the loop is updated at a fixed period of
Tt, seconds. Simulations were made with both integer and
noninteger number of samples per symbol. The parame-
ters used in the simulations are
f, = 10z Hz (sampling frequency)
R,u,. = L/N, (symbol rate)
N, = number of samples per symbol
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.fu
S N R, vm =
BL =
W=
1000 Hz
(A2T, vm)/No (symbol SNR)
loop bandwidth parameter in Hz
1 (window width of the mid-phase accu-
mulation)
For the first set of simulations, SNRsvm = 5 dB, and N,
was set to 100.0 and 100.001, which results in R,vm ,_ 1000
Hz. Results are shown in Table 1.
The unreasonably large Ae%'s are due to cycle slipping.
This is confirmed by observation of _(t). In Figs. 7(a) and
(b), plots of _(t) for t = 0.9 x 104 seconds to 104 seconds of
the simulations are shown for N, = 100.001, and BL = 13
Hz and BL = 17 Hz, respectively. No cycle slipping is
seen for BL = 13 Hz, whereas cycle slipping is apparent
for BL = 17 Hz. It is seen that cycle slipping occurs at
SNRL _ 8.5 dB and below. For SNRL'S above 8.5 dB,
gradual degradation of Ae% is observed with the gradual
decrease in SNRL.
For the same parameters as above, additional simula-
tion results for the second-order loop are shown in Table 2.
For the second-order loop, cycle slipping is observed
at a higher loop SNR than that of the first-order loop,
which is characteristic of a PLL. Plots of _(t) for Ns =
100.001, and BL = 3 Hz and BL = 15 Hz, respectively,
are shown in Figs. 8(a) and (b) where no cycle slipping
is present for BL = 3 Hz and cycle slipping is present
for BL = 15 Hz. Extensive simulations with gradually
decreasing SNRL'S must be made to determine the actual
cycle-slipping threshold for this case.
An additional set of simulation results for the first-order
loop and the same parameters as above, but for a lower
SNRsvm = -1 dB, is shown in Table 3.
B. Second Case: fu <</_sy_r_
For fu << Rsym, cycle slipping was observed to start
occurring at lower loop SNR's in the following simulations
of the first-order loop. The parameters used in the simu-
lations are
BL = 3 Hz (B_ = 4.08 Hz)
f, = 105 Hz
R, vm = f,/No
N, = 100.001 (number of samples per symbol)
fu = 100 Hz
W = 1 (window width of the mid-phase accu-
mulation)
and decreasing values of SNR, vm's. Results are summa-
rized in Table 4.
Cycle slipping is seen to start at an SNRL between 6.0
and 6.8 dB. Note, however, that even though this mini-
mum required loop SNR is small, squaring loss is large for
these parameters and a PD/(goBS) greater than 22.4 dB
is necessary to achieve the minimum loop SNR to avoid
cycle slipping. Extensive simulations with gradually de-
creasing SNRL's must be made to determine the exact
cycle-slipping threshold for this case.
To check the agreement between a_2 and #x2 in the ab-
sence of cycle slipping, "quick" simulations (of simulation
time = 30 seconds) were run for decreasing SNRL for the
following parameters. Results are shown in Table 5.
f, = 105 Hz
R, vm = fs/N,
R_ = 50 Hz
Ns = 100.0 (number of samples per symbol)
SNR, vm = 5 dB
The difference Ae% is seen to grow as SNI_L is de-
creased. The very large negative values just show the in-
validity of the equivalent model when BLTu is large (note
that BLT_ = 0.1 at this point).
V. Discussion of the Simulation Results
From the simulation results, it can be seen that Ae%
increases with the decrease in the SNRL until a loop
SNR threshold is reached below which cycle slipping oc-
curs (within the simulation time of 10a seconds). Cy-
cle slipping is confirmed from the observation of _(t),
as shown in Figs. 7 and 8. The cycle-slipping thresh-
old SNRL varies for different cases. For fu ,.m R, vm , in
a first-order loop, the cycle-slipping loop SNR threshold
is approximately 8.5 dB; for the second-order loop, the
threshold is higher, above 9.3 dB. For f, << Rsvm, the
cycle-slipping threshold in the first-order loop is seen to
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be between 6.0 and 6.8 dB; further simulations need to be
executed to find a more accurate threshold. Additional
simulations are also necessary to study the different cycle-
slipping thresholds. In all cases, the cycle-slipping thresh-
old loop SNR's are reasonably small. However, the dif-
ference in the SSL is that to achieve the small minimum
SNRL, a large Po/(NoB*L) which is at least 13 dn higher
than the desired SNRL is necessary; a larger PD/(NoB*L)
is required when the symbol SNR is smaller. For example,
to achieve the minimum required 8.5 dB for ft, _ Rs_m,
SNR,_m = 5 dB in the first-order loop, PD/(NoB*L) > 22
dB is required. Similarly, to achieve the minimum required
loop SNR (which is around 6 dB) in the simulations of
f_ << R,_m, SNR_ym = -1.5 dB in the first-order loop,
PD/(NoB_) > 22.4 dB is required. This is due to the
large squaring loss that exists in the SSL [Eq. (19)].
Prior to the loop breakdown due to cycle slipping, grad-
ually increasing Ae% between the model and the simulated
variances was observed for decreasing SNRL. (Note that
in the simulations, SNRL was decreased by increasing BL
at a fixed symbol SNR, or by decreasing the symbol SNR
at a fixed loop bandwidth.) One possible cause may be
the self-noise due to the randomness that exists within
the loop; i.e., the random phase detector output of 0 or
with transition probability Pt. In the simulations, the
randomness in the phase detector output is compensated
for by dividing the PD output by P_, assuming then that
the expected value of the PD output is Pt¢ and the ex-
pected value after the compensation is ¢. In reality, the
averaged value varies about ¢ from one update time to an-
other. This variation can cause additional variations in the
NCO phase values which are used to estimate &_. As BL
is increased, variations are increased resulting in a larger
additional variance.
For f_, ,_ R,um, another contribution to the increasing
Ae% may be the nature of the PD design which detects
the phase error after one symbol period delay, adding one
delay to the equivalent digital loop (Fig. 4). As the num-
ber of transport delays in a digital PLL is increased, the
equivalence between the digital and its equivalent analog
loops collapses for smaller values of BLTu.
VI. Conclusion
The all-digital SSL design was computer simulated and
the performance was compared with the theoretical model
performance. Results show good agreement for higher
loop SNR's, and gradual degradation in the agreement as
SNRL was decreased. Eventually, cycle slipping starts
to occur (within the simulation time of 104 seconds) at
SNRL'S below the cycle-slipping threshold. The cycle slip-
ping thresholds appear to be comparable to that of the
classical PLL. However, a very large PD/(NoB*L) is nec-
essary to achieve the seemingly small required minimum
loop SNR, due to the large squaring loss that is inherent
in the SSL.
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Table 1. Percentage error _.e % In a first-order SSL for fu _ Rsym,
SNRsy m = 5 dB, Increasing BL.
BL, B_, PD/ (NoB[), SNRL, N, = 100.0, Ns = 100.001,
Hz Hz BLTu dB dB Ae%, percent Ae%, percent
0.2 0.2004 0.0002 42 28.7 2.18 -
0.7 0.704 0.0007 36.5 23.3 2.49 -
1.5 1.52 0.0015 33.2 19.9 3.08 -
3 3.09 0.003 30.1 16.8 4.5 2.19
5 5.26 0.005 27.8 14.5 6.2 -
7 7.5 0.007 26.2 13.8 8.9 3.32
8 8.67 0.008 25.6 12.3 - 3.68
9 9.85 0.009 25.1 11.8 9.21 -
10 11.06 0.01 24.6 11.2 9.95 4.5
13 14.8 0.013 23.3 9.9 - 5.7
14 16.1 0.014 22.9 9.6 - 6.2
15 17.4 0.015 22.6 9.2 13.7 6.7
16 18.8 0.016 22.3 8.7 14.35 7.15
17 20.222.3
8.7 1305 3.32
8 20.212.3
Table3.PercentageerrorAe%Insfirst-orderSSLforfu _, Rsym,
SNRsym = 1 dB, Increasing BL.
BL, B_, I'D/(NoB[), SNRL, N, = 100.001,
Hz Hz BLTu dB dB Ae%, percent
2 2.04 0.002 26 9.9 15.8
3 3.09 0.003 24.1 8.0 Cycle slipping occurs
3.5 3.62 0.0035 23.4 7.3 Cycle slipping occurs
4 4.16 0.004 22.8 6.7 Cycle slipping occurs
Table 4. Percentage error Ae % In a first-order SSL for fu _ Rsym,
decreasing SNRsym.
SNR,_rn, PD/ (NoB*L), SNRL, Ae %,
dB dB dB percent
Comments
3 26.9 13.1 -5.6 No cycle slipping
0 23.9 8.5 1.97 No cycle slipping
-0.9 23 7 7.8 No cycle slipping
-1 22.9 6.8 8.4 No cycle slipping
-1.5 22.4 6.0 - Cycle slipping occurs
-2.0 21.9 5.1 - Cycle slipping occurs
-2.53 21.4 4.1 - Cycle slipping occurs
Table 5. Percentage error ,_e % In tlrst-order SSL for fu <_<_ Rsym for a short simulation
time = 30 seconds, SNFIsy m = 5 dB, Increasing BL.
BL,
Hz
B-L, I'D/(NoB_), SNRL, a_ 5 _
Hz dB dB (cycles) 2 (cycle. Ae%, percent
1.5
2.0
2.5
3.0
5.0
2.04 32 18.7 3.4448 X 10 -4 3.4753 X 10 -4 0.88
3.03 30.2 16.9 5.128 x 10 -4 5.02 X 10 -4 --2.1
4.24 28.7 15.5 7.198 X 10 -4 6.89 x 10 -4 --4.3
5.7 27.4 14.1 9.772 × 10 -4 9.22 × 10 -4 --5.6
17.6 22.5 9.2 3.07 X 10 -3 2.23774 X 10 -3 -27
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Fig. 1. The Block V digital symbol synchronizer loop.
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Fig. 2. Input data stream and loop estimate of the EOB-time: (a) Input data to the SSL and (b) estimated EOB liming with an error of
¢ seconds Also shown are Integration times for the In.phase and mid.phase Inlegrations.
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Fig. 3. The SSL phase detector design.
)
Fig. 5. An approximately equivalent digital PLL of the SSL for
fu << Rsym.
Fig. 4. Equivalent digital PLL of the SSL for fu _ Rsym"
o (t)= -- m
Tsym
n_. (t)
_(t)= _
Tsym
Fig, 6. Equivalent analog PLL of the SSL [1].
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Fig. 7. _.(t) for a first-order SSL, Rsy m _ fu: (a) SNR L = 9.9 dB and BLTu= 0.013 and (b) SNR L
= 8.5 dB and BLT u = 0.017.
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Fig. 8. _.(t) for a second-order SSL, Rsy m _ fu: (a) SNR L = 16.9 dB and BLTu= 0.003 and
(b) SNR L = 9.3 dB and BLT u = 0.015.
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